Appl. No. 10/697,257

Doc. Ref.: AP7

(JP)

①特許出願公開

<sup>©</sup> 公開特許公報 (A)

昭57—150040

⑤Int. Cl.³G 06.F 9/38 9/32

識別記号

庁内整理番号 6745--5B 6745--5B 母公開 昭和57年(1982)9月16日

発明の数 1 審査請求 未請求

(全 4 頁)

**砂パイプライン計算機** 

願 昭56-34815

❷出 願 昭56(1981) 3 月11日

明

者 朱雀二朗

鎌倉市上町屋325番地三菱電機

工場内 ②出 願 人 三菱電機株式会社

東京都干代田区丸の内2丁目2

株式会社コンピュータシステム

番3号

四代 理 人 弁理士 葛野信一

外1名

明 細 1

1 発明の名称

@特

@発

パイプライン計算根

#### 2 特許請求の範囲

#### 3. 発明の詳細な説明

次に動作について説明する。 第 2 図は、大形の 電子計算機で一般に採用されている先取りプロセ ッサ 3 での先取り命令の洗れを示している。

特開昭57-150040(2)

この第2図の5~8は第1図の配憶制御プロセッサ2から供給される命令群であり、5 a~8 a。5 b~8 b . 5 c~8 c の3セントから成り、それぞれのセントの中では、命令は命令アドレスの昇順に準備される。

それぞれのセットは、一つが現在実行中の連続した命令ストリーム、二つ目は、現命令ストリーム、二つ目は、現命令ストリーム中の命令解説時点で、条件分肢命令(実行される 値前の条件コードで分肢/非分肢が決定される命令)があつた場合のその分散先命令ストリームに分散先命令ストリームの中にさらに条件分肢命令があつた場合のその分散先命令ストリームがそれぞれる約される命令ペッフアである。

9 は、命令パッファ 5 ~ 8 の中から顧に命令解 説などのために命令ストリームを取り出し保持さ れる命令レジスタ、10は、先取りプロセッサ 3 と実行プロセッサ 4 との実行時間のばらつきを致 収するため、準備済の命令を格納する命令中ユー である。

ンサでの実行完了時点まで付けて回り、条件分岐 命令が解散された場合には、実行中の命令を含む 前処理済のこの命令以前の命令群のいずれも条件 コードを変更しない命令の場合、その時点での条 件コードによつて、分岐/非分紋を決定すること によつて命令ストリームの移行をスムーズに行か うことのできるペイプライン計算機を提供すると .....

以下、との発明のパイプライン計算機の実施例について説明する。第3図はその一実施例の構成を示すプロック図であり、先取りプロセッサ内のハードウエアのプロック図である。との第3図に かいて第2図と同一部分には同一符号を付して述べる。

第3図において、5~8は1セットの命令パッファ、9は命令レジスタ、10(10a~10d)は 命令キューである。11は加算器であり、オペランド・アドレス・プランチ・アドレスの毎出用などに使用される。12は先取りプロセンサ3の解読時点で条件分肢命令が解説され実行中および命 パイプライン計算根において、その効果を上げるためには、出現頻度の比較的多い分類を合に対すると対策が必要になる。従来の大形計算根でしたである。従来の大形計算根でしたである。従来の大形計算根でしたである。大変を表した複数の命令ストリームを持ちりののかが判別したする。大変を表したでは、大変を表したが表し、対しているが、できると、対しているが、できると、対しているが、ないのパイプラインにない、では、分類を発し、対しているが、できると、分類を発展のから、できると、対しているが、対しているが、対しているが、対しているが、対している。

この発明は、上記のようなハードウェア量の多い大形計算機の欠点と、分肢命令に対し殆んど無策な中形以下のペイプライン計算機の欠点を除去し、ハードウェアを殆んど追加することなく、先取りプロセンサの命令解読時点でこの命令が条件コードを変更する命令か否かのタグを実行プロセ

・・ 16a ~ 16d は命令キュー 1 0 に対応した各命令が条件コードを変更しないことを示すタグであり、16e は現在実行プロセッサで実行中の命令が条件コードを変更しないことを示すタグである。各タグ 16a ~ 16e の論理機をゲート 1 7 でとるようになつている。また、1 8 は、現在実行中の命令の状態を示す状態レジスタでありその中に条件コードが含まれる。

次に、この発明のパイプライン計算機の動作について説明する。いま、条件分肢命令が命令レジスタ9に取り込まれたとする。命令キュー10a~10dに入つている(すべて入つているとは限らない)命令と実行中の命令とに対応するタグ16a~16e の論理環が「1」ていずれの命令も状態レジ

特別昭57-150040(3)

スタ18中の条件コードを変更しないことが、その時点で判別すると、この分岐命令の分岐条件が 成立するか否かが一般に分岐命令中のフィールド 定数と条件コードとの論理資質で決定され、分岐 が成立すると、分岐アドレス・レジスタ12の内 容とともに分岐制御回路14に伝達される。

分数制御回路14は命令パツフア5~8 に既に 先取りされているであろう旧命令ストリームをキャンセルし、分数命令による新たな命令ストリー ムのフェッチ要求を出す。

一方、分駐条件が不成立の場合には、この命令 以降の解説を解禁し前処理動作を統行する。

なか、上記実施例では先取りプロセンサ 3 の上に記憶制御プロセンサ 2 を想定しているが直接主記憶装置 1 と接続されていてもよい。また命令キューの数は特に関係ない。

この実施例では分岐条件が不成立の場合には条件分岐命令以降の解説を解釈するとしているが、 めらずしも分岐命令が解説された時点で以降の命 令の解説を一時中断する必要もない。

か、条件分岐以降の命令の前処理に移るかを決定するようにしたので、大形徴のような英大なハードウエアと複雑な制御を必要とすることなく、条件コード不変タグと簡単なハードウエア回路は命令で、条件コードが不変の場合には条件分岐命令の実行を待つことなく解説時点でそれ以降の命令前処理を決定でき、パイプライン計算機で重要な問題となる命令ストリー人の思れを大巾に改善することができる。


#### 4. 図面の簡単な説明

代理人


第1図はパイプライン計算根の一般的な構成図、 第2図は大形計算根における先取りプロセッサの プロック図、第3図はこの発明のパイプライン計 算根の一実施例における先取りプロセッサ内のハ ードウェア・プロック図である。


5~8…命令パッフア、9…命令レジスタ、10 …命令キュー、11…加算器、14…制御回路、 16…タグ、17…ゲート、18…状類レジスタ。 なお、図中同一符号は同一または相当部分を示 さらに、ここでは、 タグによつて条件分 枝以前 の命令が条件コードを変更しないケースについて 述べたが、変更する場合については特に規定する ものではない。

ことでは条件コードを変更しないタグとしたが、 条件コードを変更するタグとして簡遅和をとることも含むことは含りまでもない。



#### 特開昭57-150040(4)





Kokai No.: S57-150040

Publication date: September 16, 1982

Application No.: S56-34815

Application date: March 11, 1981

Inventor: Suzaku Jiro

Applicant: Mitsubishi Electric Corporation

## Specification

[1.Title of the Invention]
Pipe-line Computer

#### [2.Claims]

[Claim 1] A pipe-line computer in which an instruction buffer for pre-fetching single instruction stream is placed in a pre-fetch processor that performs pre-fetching of an instruction and data,

wherein a tag to indicate whether the conditional branch instruction is an instruction whose condition code is changed at execution is added to a conditional branch instruction at decoding of the conditional branch instruction, until an execution processor that executes the condition branch instruction completes execution, when a conditional branch instruction which decides branch/not branch according to a condition code just before the execution is decoded at conditional branch instruction decoding with said pre-fetch processor, and if an instruction to change condition code is not found in an instruction at executing or in an execution waiting instruction whose pre-process has been completed, starting pre-fetching of an instruction stream from a branch destination address designated by the conditional branch instruction, or starting pre-processing of an instruction after the conditional branch instruction is determined by judging a condition code at that time.

## [3.Detailed Description of the Invention]

The present invention is related to a pipe-line computer that pre-fetches especially, a branch destination instruction stream of a branch instruction is pre-fetched for shifting instruction streams smoothly.

Generally, a pipe-line type computer which performs pre-fetching of an instruction and data has a structure shown in Fig.1. In Fig.1, numeral 1 denotes a main storage device in which instructions and data are stored, numeral 2 denotes a storage control processor comprising a high speed buffer storage having a part of contents of the main storage device 1, numeral 3 denotes a pre-fetch processor which receives an instruction and data from the storage control processor 2 and performs decoding of an instruction, address calculation, operand preparation, numeral 4 denotes an execution processor to execute an instruction using an instruction prepared by the processor 3 and operand data.

Next, an operation is explained. Fig.2 shows a flow of pre-fetch instruction at the processor 3 which is generally applied to a large computer.

Numerals 5-8 are groups of instructions supplied by the storage control processor 2 in Fig.1, they comprise 3 sets of 5a-8a, 5b-8b and 5c-8c, instructions are prepared in ascending sequence of instruction addresses in each set.

In each set, a first one is an instruction buffer for storing consecutive instruction streams which are currently being executed, a second one is an instruction buffer for storing a branch destination instruction stream when there is a conditional branch instruction (an instruction whose branch/not-branch is determined by a condition code just before the execution) in instruction decoding of the current instruction stream (the branch instruction is not used when the branch is not effected), a third one is an instruction buffer for storing an branch destination instruction stream when there is another conditional branch instruction in the branch destination stream above mentioned.

Numeral 9 denotes an instruction register for storing instruction streams for instruction decoding taken out from the instruction buffers 5 – 8 sequence, numeral 10 denotes an instruction queue to store prepared instructions for absorbing differences of execution times between the pre-fetch processor 3 and the execution processor 4.

In a pipe-line computer, in order to improve its effect, devising counter measures for branch instructions having high frequency of appearance is required. In traditional large-computers, an instruction buffer which can hold said plural of instruction streams is placed for changing instruction streams smoothly, and when success/not success of branch is known, the

main stream is selectively switched dynamically. However, that method requires much amount of hardware, and then controlling becomes to be complicated, if there is not enough capacity of buffer storage, an adverse effect may appear. Therefore, in a pipe-line computer smaller than middle size, there is no special process corresponding to a branch instruction, or at most pre-fetching of a branch destination instruction stream of a non conditional branch instruction.

The present invention eliminates a defect of too much amount of hardware in a large computer and a defect of no measures for a branch instruction in a pipe-line computer smaller than middle size. The purpose of the present invention is to provide a pipe-line computer in which a tag to indicate that the instruction is an instruction that change a condition code at instruction decoding of a pre-fetch processor until completion of execution at an execution processor. When a conditional branch instruction is decoded, and if none of groups of instructions prior to the instruction including an instruction under processing is an instruction which changes a condition code, shifting of instruction streams smoothly with deciding branch/non branch according to the condition code at the moment.

Hereinafter, an embodiment of a pipe-line computer according to the present invention is explained. Fig.3 is a block diagram to show a structure of the embodiment, and a block diagram of hardware in a pre-fetch processor. In Fig.3 and Fig.2, the common parts are denoted by the same numerals.

In Fig.3, numerals 5-8 denote a set of instruction buffer, numeral 9 denotes an instruction register, and numeral 10 (10a-10d) denotes an instruction queue. Numeral 11 denotes an accumulator which is used for calculation of an operand address or a branch address. Numeral 12 denotes a register for holding a branch destination address according to an instruction of a signal 13 when an conditional branch instruction is decoded at decoding in the pre-fetch processor 3, and no instruction under execution or in the instruction queue does not change the condition code, numeral 14 denotes a control circuit to generate a signal 15 to change instruction streams and to request fetching of a new instruction stream of the branch destination to instruction buffers 5-8. Numerals 16a-16d denote tags to indicate each instructions corresponding to an instruction queue 10 does not change the condition code, and 15e denotes a tag to indicate an instruction currently under execution at the execution processor does not change the condition

code. AND of each tags 15a - 16e is obtained at gate 17. Numeral 18 denotes a state register to indicate a state of instruction currently under execution, and a condition code is included.

Next, operation of a pipe-line computer according to the present invention is explained. It is supposed that a conditional branch instruction is taken into an instruction register 9 now. When it is known that AND of instructions in instruction queues 10a - 10d (not always instructions are in all of the queues) and tags 16a - 16e corresponding to instructions under execution is "1" and any instruction changes a condition code in the state register 13, whether the branch condition of the branch instruction is effected is determined by a logical operation of a field constant and the condition code, if branch is effected, and it is notified to the branch-control circuit 14 with contents in the ranch address register 12.

The branch control circuit 14 cancels old instruction streams which may have been pre-fetched in instruction buffers 5-8 already, and send a fetch request for a new instruction stream caused by the branch instruction.

On the other hand, when the branch condition is not effected, decoding after the instruction is canceled a ban and pre-processing operation is continued.

Though a storage control processor 2 is assumed to be on the pre-fetch processor 3 in this embodiment, the processor can be connected to a main storage device 1 directly. The number of operation queues is not directly related to the present invention.

Though decoding after the conditional branch instruction is canceled a ban when the branch condition is not effected in this embodiment, temporal abortion of instruction decoding at decoding of the branch instruction is not always necessary.

Furthermore, a case in which instructions prior to the conditional branching do not change the condition code by the tag, the case in which it is changed is not defined especially.

Though a case in which the condition code is not changed is explained here, it is needless to say that obtaining of AND with a tag which change the condition code is included.

As mentioned above, as in a pipe-line computer according to the present invention, an instruction buffer-for pre-fetching single instruction stream is placed in a pre-fetch processor that performs pre-fetching of an instruction and data, wherein a tag to indicate whether the conditional branch

instruction is an instruction whose condition code is changed at execution is added to a conditional branch instruction at decoding of the conditional branch instruction, until an execution processor that executes the condition branch instruction completes execution, when a conditional branch instruction which decides branch/not branch according to a condition code just before the execution is decoded at conditional branch instruction decoding with said pre-fetch processor, and if an instruction to change condition code is not found in an instruction at executing or in an execution waiting instruction whose pre-process has been completed, starting pre-fetching of an instruction stream from a branch destination address designated by the conditional branch instruction, or starting pre-processing of an instruction after the conditional branch instruction is determined by... judging a condition code at that time, a large amount of hardware and complicated controlling are not necessary, when the condition code is not changed, an instruction pre-processing after decoding can be determined without waiting for execution of the conditional branch instruction with a condition code constancy tag and a simple hardware circuit, a disorder of instruction streams which is a critical problem in a pipe-line computer is largely improved.

### [4.Brief Description of Drawings]

Fig. 1 is a drawing to show a structure of general pipe-line computer.

Fig.2 is a block diagram to show a pre-fetch processor in a large computer.

Fig.3 is a hardware block diagram of a pre-fetch processor in one embodiment of a pipe-line processor according to the present invention.

5 – 8 instruction buffer			
9	: instruction register		
10	instruction queue	<del></del>	
11	: accumulator		
14	control circuit		
16	: tag		
17	: gate		
18	: state register	(entertheretemperiting) is expert on the enterty and experience of the enterty of	

In the figures, the same numerals denote the same or the equivalent parts.

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

# IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.